
GENERAL DESCRIPTIONS
The W25Q128FV (128M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25Q series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data. The device operates on a single 2.7V to 3.6V power supply with current consumption as low as 4mA active and 1µA for power-down. All devices are offered in space-saving packages.
The W25Q128FV array is organized into 65,536 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The W25Q128FV has 4,096 erasable sectors and 256 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage. (See Figure 2.)
The W25Q128FV support the standard Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2- clocks instruction cycle Quad Peripheral Interface (QPI): Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1 (DO), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 104MHz are supported allowing equivalent clock rates of 208MHz (104MHz x 2) for Dual I/O and 416MHz (104MHz x 4) for Quad I/O when using the Fast Read Dual/Quad I/O and QPI instructions. These transfer rates can outperform standard Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP (execute in place) operation.
PACKAGE TYPES AND PIN CONFIGURATIONS
Pin Configuration SOIC / VSOP 208-mil
Pad Configuration WSON 6x5-mm / 8x6-mm
Ball Configuration TFBGA 8x6-mm (5x5 or 6x4 Ball Array)
Standard SPI Instructions
The W25Q128FV is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (/CS), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI instructions use the DI input pin to serially write instructions, addresses or data to the device on the rising edge of CLK. The DO output pin is used to read data or status from the device on the falling edge of CLK.
Anterwell Technology Ltd.
King--- Originator of ANTERWELL, engaged in the IC electronics industry in 1998 and establish ANTERWELL in 2004. The company is located in Shenzhen Huaqiang North, the largest electronic center in Asia. Our main business is the technical development and electronic products import and export business. Currently, we have branches in Hong Kong and Malaysia.
Up to now. ANTERWELL have more than 1,000,000 types of electronic components in stock. ANTERWELL has become one of the top choices for purchasing IC chips both domestically and internationally. King is a senior IC chip expert, sales engineer, and mentor, leading an elite team with customer first, quality first, honesty, trustworthiness, and mutual benefit. We look forward to cooperate with you to create a better future!
ANTERWELL’s main products include semiconductors, resistors, capacitors, diodes, inductors, connectors, transistors, sensors, etc. Involving the major well-known brands such like: TI, XILINX, FAIRCHILD, STM, MICRON, MICROCHIP, TDK, SAMSUNG, ON, NXP,IR,ADI, ATMEL,VISHAY,LINEAR etc.
ANTERWELL adheres to the development concept and purpose of "direct stock offer, excellent quality, favorable price, and sincere service", which is deeply recognized by domestic and foreign customers. Based on the long-term development goal, ANTERWELL provides customers with standardized, professional, and diversified high-quality services through a strong market service network. ANTEWRELL has multiple skilled and capable executives with a professional QC team and excellent sales team to win the high support and trust of the vast customer base! We provide the best quality, price and service.
ANTERWELL will be your best Partner.